Author of the publication

Efficient wear leveling for inodes of file systems on persistent memories.

, , , , , and . DATE, page 1524-1527. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Zhuge, Qingfeng
add a person with the name Zhuge, Qingfeng
 

Other publications of authors with the same name

Efficient task assignment and scheduling for MPSoC DSPS with VS-SPM considering concurrent accesses through data allocation., , , , and . ICASSP, page 2615-2619. IEEE, (2013)User Experience Enhanced Task Scheduling and Processor Frequency Scaling for Energy-Sensitive Mobile Devices., , , , , , , and . HPCC/CSS/ICESS, page 941-944. IEEE, (2015)Realistic Task Parallelization of the H.264 Decoding Algorithm for Multiprocessors., , , , , , , , , and . HPCC/CSS/ICESS, page 871-874. IEEE, (2015)Towards the design of efficient hash-based indexing scheme for growing databases on non-volatile memory., , , , , and . Future Gener. Comput. Syst., (2020)Algorithms for Optimally Arranging Multicore Memory Structures., , , , and . EURASIP J. Embed. Syst., (2010)Optimal scheduling to minimize non-volatile memory access time with hardware cache., , , , and . VLSI-SoC, page 131-136. IEEE, (2010)Algorithms and analysis of scheduling for low-power high-performance DSP on VLIW processors., , , and . IJHPCN, 1 (1/2/3): 4-16 (2004)Performance optimization of multiple memory architectures for DSP., , and . ISCAS (5), page 469-472. IEEE, (2002)An Integrated Framework of Design Optimization and Space Minimization for DSP applications., , and . ISCAS (5), page 601-604. IEEE, (2003)General loop fusion technique for nested loops considering timing and code size., , , and . CASES, page 190-201. ACM, (2004)