( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement.

, , , , и . ACM Trans. Design Autom. Electr. Syst., 21 (4): 59:1-59:25 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andreas Burg

Andreas Marzell Burg

Richard Burg

Arnold Burg

Helmut Burg

 

Другие публикации лиц с тем же именем

Hardware-efficient random sampling of fourier-sparse signals., , , и . ISCAS, стр. 269-272. IEEE, (2012)Feedback-Aware Precoding for Millimeter Wave Massive MIMO Systems., , , и . CoRR, (2018)Regularized Frequency Domain Equalization Algorithm and its VLSI Implementation., , , и . ISCAS, стр. 3530-3533. IEEE, (2007)A signal processor for Gaussian message passing., , , , , и . ISCAS, стр. 1969-1972. IEEE, (2014)Enhancing Design Space Exploration by Extending CPU/GPU Specifications onto FPGAs, , , , , , , , , и . ACM Trans. Embedded Comput. Syst., 14 (2): 33:1--33:23 (2015)Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms., , , , , и . DATE, стр. 396-399. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A Timing-Monitoring Sequential for Forward and Backward Error-Detection in 28 nm FD-SOI., , , и . ISCAS, стр. 1-4. IEEE, (2018)Spatial Multiplexing of QPSK Signals with a Single Radio: Antenna Design and Over-the-Air Experiments., , , , и . CoRR, (2016)PolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar Codes., , , , , , , и . CoRR, (2017)Lora Digital Receiver Analysis and Implementation., , , и . ICASSP, стр. 1498-1502. IEEE, (2019)