Author of the publication

Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms.

, , , , , , , and . FPL, page 282-285. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Terrestrial SER characterization for nanoscale technologies: A comparative study., , , , , , , , , and 5 other author(s). IRPS, page 4. IEEE, (2015)Synthesis of Redundant Combinatorial Logic for Selective Fault Tolerance., , , , and . PRDC, page 128-129. IEEE Computer Society, (2013)Placement of repair circuits for in-field FPGA repair., , , , , and . FPGA, page 115-124. ACM, (2013)Performance, metastability and soft-error robustness tradeoffs for flip-flops in 40nm CMOS., , , , , , and . CICC, page 1-4. IEEE, (2011)IZIP: In-place zero overhead interconnect protection via PIP redundancy., , , , and . ASICON, page 565-568. IEEE, (2017)NBTI Lifetime Evaluation and Extension in Instruction Caches., , , and . ERMAVSS@DATE, volume 1566 of CEUR Workshop Proceedings, page 9-12. CEUR-WS.org, (2016)New insights into the impact of SEUs in FPGA CRAMs., , , , and . IEICE Electron. Express, 12 (6): 20150110 (2015)Heterogeneous configuration memory scrubbing for soft error mitigation in FPGAs., , , , , , and . FPT, page 23-28. IEEE, (2012)Timing Vulnerability Factors of Ultra Deep-sub-micron CMOS., , , and . ETS, page 202. IEEE Computer Society, (2011)Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms., , , , , , , and . FPL, page 282-285. IEEE Computer Society, (2011)