( en | de | ru )

 

Disambiguation of "Sarvesh,"

Author of the publication

copydeleteadd this publication to your clipboard
Edge Synthesis Block: A Building Unit for Real-Time Single Image Super Resolution.

, , , , and . ICIP, page 915-919. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sarvesh Varma

 

Other publications of authors with the same name

Reshaping Viscoelastic-String Path-Planner (RVP)., , and . CoRR, (2023)Edge Synthesis Block: A Building Unit for Real-Time Single Image Super Resolution., , , , and . ICIP, page 915-919. IEEE, (2023)Multimodal Humor Dataset: Predicting Laughter tracks for Sitcoms., , , , , and . WACV, page 576-585. IEEE, (2021)Adaptive control of heterogeneous ad hoc networks., , , and . SMC, page 3431-3436. IEEE, (2000)Virtual element method for semilinear hyperbolic problems on polygonal meshes., , and . Int. J. Comput. Math., 96 (5): 971-991 (2019)Equal Order Discontinuous Finite Volume Element Methods for the Stokes Problem., and . J. Sci. Comput., 65 (3): 956-978 (2015)A SMT-based diagnostic test generation method for combinational circuits., , , and . VTS, page 215-220. IEEE Computer Society, (2012)Secure and Robust Localization in a Wireless Ad Hoc Environment., , and . IEEE Trans. Vehicular Technology, 58 (3): 1480-1489 (2009)Modeling Intradriver Steering Variability Based on Sensorimotor Control Theories., , and . IEEE Trans. Hum. Mach. Syst., 48 (3): 291-303 (2018)Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, Gate Length Biasing, Threshold Voltage Selection., , and . J. Low Power Electron., 2 (2): 240-250 (2006)