( en | de | ru )

 

Disambiguation of "Navabi, Zainalabedin"

Author of the publication

copydeleteadd this publication to your clipboard
TruncApp: A truncation-based approximate divider for energy efficient DSP applications.

, , , , and . DATE, page 1635-1638. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kambiz Navabi

Foroogh Navabi-Kermani

 

Other publications of authors with the same name

SCOAP-based Directed Random Test Generation for Combinational Circuits., , , and . EWDTS, page 1-5. IEEE, (2019)An Accelerator-based Architecture Utilizing an Efficient Memory Link for Modern Computational Requirements., , , , , , and . EWDTS, page 1-6. IEEE, (2019)A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies., , , , , and . Integr., (2015)n-DiCE-LSTM: An n-Dimensional Configurable and Efficient Architecture for LSTM Accelerator., , and . ISVLSI, page 206-211. IEEE, (2021)A Low-cost Residue-based Scheme for Error-resiliency of RNN Accelerators., and . DDECS, page 83-86. IEEE, (2023)A Low-Cost Combinational Approximate Multiplier., and . DDECS, page 136-139. IEEE, (2023)HDLs evolve as they affect design methodology for a higher abstraction and a better integration.. DTIS, page 1. IEEE, (2015)Using Verilog VPI for Mixed Level Serial Fault Simulation in a Test Generation Environment., , and . Embedded Systems and Applications, page 139-143. CSREA Press, (2003)Modeling Timing Behavior of Logic Circuits Using Piecewise Linear Models., , , and . CHDL, volume A-32 of IFIP Transactions, page 569-586. North-Holland, (1993)An efficient BIST method for testing of embedded SRAMs., , and . ISCAS (5), page 73-76. IEEE, (2001)