( en | de | ru )

 

Disambiguation of "Kar, Monodeep"

Author of the publication

copydeleteadd this publication to your clipboard
Energy efficient and side-channel secure hardware architecture for lightweight cipher SIMON.

, , , and . HOST, page 159-162. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hasan Kar

Somdev Kar

Abhishek Kar

Magdalene Kar

Souvik Kar

 

Other publications of authors with the same name

Improved Power/EM Side-Channel Attack Resistance of 128-Bit AES Engines With Random Fast Voltage Dithering., , , , , and . IEEE J. Solid State Circuits, 54 (2): 569-583 (2019)Blindsight: Blinding EM Side-Channel Leakage using Built-In Fully Integrated Inductive Voltage Regulator., , , , , , , and . CoRR, (2018)Exploiting on-chip power management for side-channel security., , , , , and . DATE, page 401-406. IEEE, (2018)Reducing Side-Channel Leakage of Encryption Engines Using Integrated Low-Dropout Voltage Regulators., , , , , and . J. Hardw. Syst. Secur., 1 (4): 340-355 (2017)Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO., , , , , , and . IEEE J. Solid State Circuits, 55 (2): 478-493 (2020)A 128b AES Engine with Higher Resistance to Power and Electromagnetic Side-Channel Attacks Enabled by a Security-Aware Integrated All-Digital Low-Dropout Regulator., , , , , and . ISSCC, page 404-406. IEEE, (2019)Autotuning of Integrated Inductive Voltage Regulator Using On-Chip Delay Sensor to Tolerate Process and Passive Variations., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1768-1778 (2019)25.7 Time-Borrowing Fast Mux-D Scan Flip-Flop with On-Chip Timing/Power/VMIN Characterization Circuits in 10nm CMOS., , , , , , , , , and 4 other author(s). ISSCC, page 392-394. IEEE, (2020)A 4900×m2 839Mbps Side-Channel Attack Resistant AES-128 in 14nm CMOS with Heterogeneous Sboxes, Linear Masked MixColumns and Dual-Rail Key Addition., , , , , , , , , and 2 other author(s). VLSI Circuits, page 234-. IEEE, (2019)A Microwatt-Class Always-On Sensor Fusion Engine Featuring Ultra-Low-Power AOI Clocked Circuits in 14nm CMOS., , , , , , , , , and 1 other author(s). VLSI Circuits, page 50-. IEEE, (2019)