( en | de | ru )

 

Disambiguation of "Reddy, Sudhakar M."

Author of the publication

copydeleteadd this publication to your clipboard
Forward-looking fault simulation for improved static compaction.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (10): 1262-1265 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Other publications of authors with the same name

A Class of Graphs for Fault-Tolerant Processor Interconnections., and . ICDCS, page 448-460. IEEE Computer Society, (1984)Augmented Shuffle-Exchange Multistage Interconnection Networks., and . Computer, 20 (6): 30-40 (1987)Static test compaction for diagnostic test sets of full-scan circuits., and . IET Comput. Digit. Tech., 4 (5): 365-373 (2010)Same/different fault dictionary: an extended pass/fail fault dictionary with improved diagnostic resolution., and . IET Comput. Digit. Tech., 3 (1): 85-93 (2009)Sizes of test sets for path delay faults using strong and weak non-robust tests., and . IET Comput. Digit. Tech., 5 (5): 405-414 (2011)Primary input cones based on test sequences in synchronous sequential circuits., and . IET Comput. Digit. Tech., 5 (1): 16-24 (2011)Test compaction methods for transition faults under transparent-scan., and . IET Comput. Digit. Tech., 3 (4): 315-328 (2009)Robust tests for parity trees., and . J. Electron. Test., 1 (3): 191-200 (1990)Improved n-Detection Test Sequences Under Transparent Scan., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (11): 2492-2501 (2006)LOCSTEP: a logic-simulation-based test generation procedure., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (5): 544-554 (1997)