( en | de | ru )

 

Disambiguation of "Guo, Jiun-In"

Author of the publication

copydeleteadd this publication to your clipboard
A dynamic quality-scalable H.264 video encoder chip.

, , , , , , and . ASP-DAC, page 125-126. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jia-Jiun Yan

Jiun-Hao Wang

Jiun-Shan Chen

Shann-Jiun Chang

Jiun-Hung Yu

 

Other publications of authors with the same name

An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model., , , , and . DAC, page 652-657. IEEE, (2007)Recognizing Chinese Texts with 3D Convolutional Neural Network., , , and . ICIP, page 2120-2123. IEEE, (2019)An efficient design for one-dimensional discrete Hartley transform using parallel additions.. IEEE Trans. Signal Process., 48 (10): 2806-2813 (2000)Real-Time 3D Depth Generation for Stereoscopic Video Applications with Thread-Level Superscalar-Pipeline Parallelization., , , and . J. Signal Process. Syst., 72 (1): 17-33 (2013)A Low-Power Parameterized Hardware Design for the One-Dimensional Discrete Fourier Transform of Variable Lengths., , and . Journal of Circuits, Systems, and Computers, 11 (4): 405-428 (2002)A Low Complexity High Quality Interger Motion Estimation Architecture Design for H.264/AVC., , , , , , and . APCCAS, page 398-401. IEEE, (2006)A power-aware IP core generator for the one-dimensional discrete Fourier transform., , , and . ISCAS (3), page 637-640. IEEE, (2004)A High Throughput Deblocking Filter Design Supporting Multiple Video Coding Standards., , and . ISCAS, page 2377-2380. IEEE, (2009)Design of a new signal security system., and . ISCAS (4), page 121-124. IEEE, (2002)A CORDIC-based VLSI Array for Computing 2-D Discrete Hartley Transform., , and . ISCAS, page 1571-1574. IEEE, (1993)