Author of the publication

Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (4): 639-652 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures., , , , , and . CoRR, (2021)MoRS: An Approximate Fault Modeling Framework for Reduced-Voltage SRAMs., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1663-1673 (2022)Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (4): 639-652 (2018)Bit Impact Factor: Towards making fair vulnerability comparison., , , , and . Microprocess. Microsystems, 38 (6): 598-604 (2014)Mix-GEMM: An efficient HW-SW Architecture for Mixed-Precision Quantized Deep Neural Networks Inference on Edge Devices., , , , , , and . HPCA, page 1085-1098. IEEE, (2023)BiSon-e: a lightweight and high-performance accelerator for narrow integer linear algebra computing on the edge., , , , , and . ASPLOS, page 56-69. ACM, (2022)Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection., , , , and . ACM Trans. Archit. Code Optim., 11 (3): 32:1-32:24 (2014)Adaptable Register File Organization for Vector Processors., , , , , , , , and . HPCA, page 786-799. IEEE, (2022)MoRS: An Approximate Fault Modelling Framework for Reduced-Voltage SRAMs., , , , and . CoRR, (2021)Adaptable Register File Organization for Vector Processors., , , , , , , , and . CoRR, (2021)