( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design considerations on sliding-block viterbi detectors for high-speed data transmission.

, , , , и . ICSPCS, стр. 1-6. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hazar Aouad

Barbara Hazard

Saroj Kanti Singh Hazari

 

Другие публикации лиц с тем же именем

23.6 A 30Gb/s 0.8pJ/b 14nm FinFET receiver data-path., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 408-409. IEEE, (2016)10.6 continuous-time linear equalization with programmable active-peaking transistor arrays in a 14nm FinFET 2mW/Gb/s 16Gb/s 2-Tap speculative DFE receiver., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 1-3. IEEE, (2015)DDR4 transmitter with AC-boost equalization and wide-band voltage regulators for thin-oxide protection in 14-nm SOI CMOS technology., , , , , , , , , и 1 other автор(ы). ESSCIRC, стр. 115-118. IEEE, (2017)A 4.8pJ/b 56Gb/s ADC-Based PAM-4 Wireline Receiver Data-Path with Cyclic Prefix in 14nm FinFET., , , , , , , , , и 6 other автор(ы). A-SSCC, стр. 239-240. IEEE, (2019)Is There a Trade-Off Between Fairness and Accuracy? A Perspective Using Mismatched Hypothesis Testing., , , , , и . ICML, том 119 из Proceedings of Machine Learning Research, стр. 2803-2813. PMLR, (2020)High-speed link with trellis-coded modulation and Reed-Solomon coding., , , , , и . CSCN, стр. 231-236. IEEE, (2016)A 161mW 56Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14nm FinFET., , , , , , , , , и 5 other автор(ы). ISSCC, стр. 476-478. IEEE, (2019)Background calibration using noisy reference ADC for a 12 b 600 MS/s 2 × TI SAR ADC in 14nm CMOS FinFET., , , , , , , , , и 2 other автор(ы). ESSCIRC, стр. 183-186. IEEE, (2017)28.5 A 10b 1.5GS/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 474-475. IEEE, (2017)Design considerations for 50G+ backplane links., , , , , , , , , и 1 other автор(ы). ESSCIRC, стр. 477-482. IEEE, (2016)