( en | de | ru )

 

Disambiguation of "Chen, Chih-Yung"

Author of the publication

copydeleteadd this publication to your clipboard
A framework for supporting fault-tolerant objects in distributed systems.

. University of Essex, UK, (2002)British Library, EThOS.

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yung-chih Chen

Yung-Chih Young

Yung-yu Chen

Yung-Ling Chen

Chih-Chun Chen

 

Other publications of authors with the same name

Depicting the Algorithm of Discrete Topology for Distance Learning System., , and . DMS, page 450-453. Knowledge Systems Institute, (2005)SAT-based complete logic implication with application to logic optimization., and . VLSI-DAT, page 1-4. IEEE, (2014)In&Out: Restructuring for threshold logic network optimization., , , and . ISQED, page 413-418. IEEE, (2017)Width minimization in the Single-Electron Transistor array synthesis., , , , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Group detection in mobility traces., , , and . IWCMC, page 875-879. ACM, (2010)On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (12): 2842-2852 (2018)A Smart Single-Sensor Device for Instantaneously Monitoring Lower Limb Exercises., , , , , and . SoCC, page 197-202. IEEE, (2019)A Glitch Key-Gate for Logic Locking., , , , , and . SoCC, page 74-79. IEEE, (2019)Don't-Care-Based Node Minimization for Threshold Logic Networks., , and . DAC, page 1-6. IEEE, (2020)Threshold Function Identification by Redundancy Removal and Comprehensive Weight Assignments., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2284-2297 (2019)