From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Arimoto, Kazutami
add a person with the name Arimoto, Kazutami
 

Другие публикации лиц с тем же именем

A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test., , , , , , , и . IEICE Trans. Electron., 92-C (4): 453-459 (2009)Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor., , , , , , , , и . IEICE Trans. Inf. Syst., 90-D (8): 1312-1315 (2007)Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer., , , , , , , , и . IEICE Trans. Inf. Syst., 90-D (1): 334-345 (2007)Highly Reliable Testing of ULSI Memories with On-Chip Voltage-Down Converters., , , , , , и . IEEE Des. Test Comput., 10 (2): 6-12 (1993)An 80 Gbps dependable multicore communication SoC with PCI express I/F and intelligent interrupt controller., , , , , , , , , и 1 other автор(ы). COOL Chips, стр. 1-3. IEEE Computer Society, (2011)Dependable SRAM with enhanced read-/write-margins by fine-grained assist bias control for low-voltage operation., , , , , , и . SoCC, стр. 519-524. IEEE, (2010)A Low Power Embedded DRAM Macro for Battery-Operated LSIs., , , , , , , , , и 2 other автор(ы). IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (12): 2991-3000 (2003)A 312-MHz 16-Mb random-cycle embedded DRAM macro with a power-down data retention mode for mobile applications., , , , , , , , , и 8 other автор(ы). IEEE J. Solid State Circuits, 40 (1): 204-212 (2005)Design methodology of embedded DRAM with virtual-socket architecture., , , , , , , и . IEEE J. Solid State Circuits, 36 (1): 46-54 (2001)PEARL: Power-Aware, Dependable, and High-Performance Communication Link Using PCI Express., , , , и . GreenCom/CPSCom, стр. 284-291. IEEE Computer Society, (2010)