Author of the publication

An Architecture for Motion Estimation in the Transform Domain.

, , , and . VLSI Design, page 1077-1082. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Write-Amount-Aware Management Policies for STT-RAM Caches., , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (4): 1588-1592 (2017)Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties., , and . IEEE Trans. Circuits Syst. Video Techn., 16 (5): 655-662 (2006)Error surface-aware modeling algorithm for quarter-pixel motion estimation., , , , and . IEEE Trans. Consumer Electronics, 58 (3): 912-916 (2012)High Performance Array Processor for Video Decoding., , and . ISVLSI, page 28-33. IEEE Computer Society, (2005)Energy efficient processing of motion estimation for embedded multimedia systems.. Multimedia Tools Appl., 76 (23): 24749-24765 (2017)A Scalable H.264/AVC Variable Block Size Motion Estimation Engine Using Partial Reconfiguration., and . ERSA, page 219-225. CSREA Press, (2009)A scalable H.264/AVC deblocking filter architecture using dynamic partial reconfiguration., and . ICASSP, page 1566-1569. IEEE, (2010)Medical Development Platform Using ZyCAP-Based Partial Reconfiguration on ZynqSoC., , and . Intell. Autom. Soft Comput., 23 (2): 365-371 (2017)Efficient VLSI implementation of inverse discrete cosine transform image coding applications., , and . ICASSP (5), page 177-180. IEEE, (2004)Activity-Based Resource Allocation for Motion Estimation Engines., , , and . Journal of Circuits, Systems, and Computers, 24 (1): 1550004:1-1550004:32 (2015)