( en | de | ru )

 

Disambiguation of "Bostanci, F. Nisa"

Author of the publication

copydeleteadd this publication to your clipboard
Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator.

, , , , , and . CoRR, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Özlem Bostanci

Öznur Bostanci

Emine Bostanci

Sevgi Bostanci

Yasmin Nisar

 

Other publications of authors with the same name

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis., , , , , , , , , and . HPCA, page 280-296. IEEE, (2024)PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips., , , , , , , , , and 1 other author(s). CoRR, (2023)Utopia: Fast and Efficient Address Translation via Hybrid Restrictive & Flexible Virtual-to-Physical Address Mappings., , , , , , , , , and 1 other author(s). MICRO, page 1196-1212. ACM, (2023)Amplifying Main Memory-Based Timing Covert and Side Channels using Processing-in-Memory Operations., , , , , , , , and . CoRR, (2024)MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations., , , , , , , and . ACM Trans. Archit. Code Optim., 19 (2): 26:1-26:29 (2022)CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost., , , , , , , and . HPCA, page 593-612. IEEE, (2024)Sectored DRAM: An Energy-Efficient High-Throughput and Practical Fine-Grained DRAM Architecture., , , , , , , , and . CoRR, (2022)MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing., , , , , , and . CoRR, (2024)MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing., , , , , , and . HPCA, page 186-203. IEEE, (2024)Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator., , , , , and . IEEE Comput. Archit. Lett., 23 (1): 112-116 (January 2024)