Author of the publication

Extensible and Modularized Processing Unit Design and Implementation for AI Accelerator.

, , and . AICAS, page 238-241. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

DCT-Based Adaptive Thresholding Algorithm for Binary Motion Estimation., , , and . IEEE Trans. Circuits Syst. Video Technol., 15 (5): 694-703 (2005)Adaptive postprocessors with DCT-based block classifications., , and . IEEE Trans. Circuits Syst. Video Technol., 13 (5): 365-375 (2003)A Fast Algorithm-Based Cost-Effective and Hardware-Efficient Unified Architecture Design of 4 × 4, 8 × 8, 16 × 16, and 32 × 32 Inverse Core Transforms for HEVC., , , , and . J. Signal Process. Syst., 82 (1): 69-89 (2016)Reconfigurable Deep Learning Accelerator Hardware Architecture Design for Sparse CNN., , and . ICCE-TW, page 1-2. IEEE, (2021)Quantized Lite Convolutional Neural Network Hardware Accelerator Design with FPGA for Face Direction Recognition., , , , and . ICCE-TW, page 61-62. IEEE, (2022)System Integration and Optimization of AI Hardware Acceleration Architecture for Object Detection., , and . ICCE-Taiwan, page 93-94. IEEE, (2023)Cordic Based Hardware Implementation for Object Region Layer of Yolo V2., and . ICCE-TW, page 1-2. IEEE, (2020)Extensible and Modularized Processing Unit Design and Implementation for AI Accelerator., , and . AICAS, page 238-241. IEEE, (2022)A real-time architecture of multiple features extraction for vehicle verification., , and . APCCAS, page 615-618. IEEE, (2014)Hetero Layer Fusion Based Architecture Design and Implementation for of Deep Learning Accelerator., , and . ICCE-TW, page 63-64. IEEE, (2022)