( en | de | ru )

 

Disambiguation of "Singh, Virendra"

Author of the publication

copydeleteadd this publication to your clipboard
Testing Superscalar Processors in Functional Mode.

, , , and . FPL, page 747-750. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Virendra Pal Singh

Virendra Chopra

Virendra Kumar

Virendra Govind Upadhyaya

Vikramaditya Singh

 

Other publications of authors with the same name

ILP Based Approach for Input Vector Controlled (IVC) Toggle Maximization in Combinational Circuits., , and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 172-179. Springer, (2012)A Technique for Electrical Error Localization with Learning Methods During Post-silicon Debugging., , and . IGSC, page 1-8. IEEE, (2018)Using MISR as Countermeasure Against Scan-Based Side-Channel Attacks., , , and . EWDTS, page 1-6. IEEE, (2018)Impact of process variations on computers used for image processing., , , and . ISCAS, page 1444-1447. IEEE, (2012)SEU tolerant SRAM cell., , , , and . ISQED, page 597-602. IEEE, (2011)Instruction-Based Delay Fault Self-Testing of Processor Cores., , , and . VLSI Design, page 933-. IEEE Computer Society, (2004)A Soft Error Resilient Low Leakage SRAM Cell Design., , and . ATS, page 133-138. IEEE Computer Society, (2015)DAAIP: Deadblock Aware Adaptive Insertion Policy for High Performance Caching., , , and . ICCD, page 345-352. IEEE Computer Society, (2017)Observability calculation of state variable oriented to robust PDFs and LOC or LOS techniques., , , and . EWDTS, page 1-6. IEEE Computer Society, (2013)Fault grading using Instruction-Execution graph., , , and . EWDTS, page 350-357. IEEE Computer Society, (2010)