( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
RAPPID: An Asynchronous Instruction Length Decoder.

, , , , , , , , , и . ASYNC, стр. 60-70. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Peter A Ehrl

Peter A Schmid

Peter A Wuffli

Peter A Ehrl

Peter A Gloor

 

Другие публикации лиц с тем же именем

Characterizing Sparse Connectivity Patterns in Neural Networks, , , и . (2017)cite arxiv:1711.02131Comment: Presented at the 2018 Information Theory and Applications Workshop, San Diego, California.Deep-n-Cheap: An Automated Search Framework for Low Complexity Deep Learning., , , и . ACML, том 129 из Proceedings of Machine Learning Research, стр. 273-288. PMLR, (2020)A memory allocation and assignment method using multiway partitioning., , и . SoCC, стр. 143-144. IEEE, (2004)SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces., и . CPA, том 68 из Concurrent Systems Engineering Series, стр. 287-302. IOS Press, (2011)High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog., и . CPA, том 63 из Concurrent Systems Engineering Series, стр. 275-288. IOS Press, (2005)Asynchronous Design for High-Speed and Low-Power Circuits.. PATMOS, том 4148 из Lecture Notes in Computer Science, стр. 669. Springer, (2006)Slack matching mode-based asynchronous circuits for average-case performance., и . ICCAD, стр. 219-225. IEEE, (2013)A low latency SISO with application to broadband turbo decoding., и . IEEE J. Sel. Areas Commun., 19 (5): 860-870 (2001)Proteus: An ASIC Flow for GHz Asynchronous Designs., , и . IEEE Des. Test Comput., 28 (5): 36-51 (2011)Neural Network Training with Approximate Logarithmic Computations., , и . ICASSP, стр. 3122-3126. IEEE, (2020)