Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 50 (12): 3120-3132 (2015)Low-Power 16 x 10 Gb/s Bi-Directional Single Chip CMOS Optical Transceivers Operating at ≪ 5 mW/Gb/s/link., , , , , , , and . IEEE J. Solid State Circuits, 44 (1): 301-313 (2009)A WDM-Compatible 4 × 32-Gb/s CMOS-driven electro-absorption modulator array., , , , , , , , , and 4 other author(s). OFC, page 1-3. IEEE, (2015)Antenna-in-package design and module integration for millimeter-wave communication and 5G., , , , and . VLSI-DAT, page 1-2. IEEE, (2018)30Gbps optical link utilizing heterogeneously integrated III-V/Si photonics and CMOS circuits., , , , , , , , , and 3 other author(s). OFC, page 1-3. IEEE, (2014)A WDM 4×28Gbps integrated silicon photonic transmitter driven by 32nm CMOS driver ICs., , , , , , , , , and 6 other author(s). OFC, page 1-3. IEEE, (2015)FEC-Free 60-Gb/s Silicon Photonic Link Using SiGe-Driver ICs Hybrid-Integrated with Photonics-Enabled CMOS., , , , , , , , , and 1 other author(s). OFC, page 1-3. IEEE, (2018)System-Level Demonstration of a Dynamically Reconfigured Burst-Mode Link Using a Nanosecond Si-Photonic Switch., , , , , , and . OFC, page 1-3. IEEE, (2018)A Nonblocking 4×4 Mach-Zehnder Switch with Integrated Gain and Nanosecond-Scale Reconfiguration Time., , , , , , , and . OFC, page 1-3. IEEE, (2019)A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 55 (6): 1516-1529 (2020)