( en | de | ru )

 

Disambiguation of "Millar, Campbell"

Author of the publication

copydeleteadd this publication to your clipboard
Enabling Cutting-Edge Semiconductor Simulation through Grid Technology.

, , , , , , , and . LSSC, volume 5910 of Lecture Notes in Computer Science, page 369-378. Springer, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean Millar

Jean Millar

James Campbell

Jean Millar

James Campbell

 

Other publications of authors with the same name

Accurate simulations of the interplay between process and statistical variability for nanoscale FinFET-based SRAM cell stability., , , , and . ESSDERC, page 349-352. IEEE, (2014)Enabling Cutting-Edge Semiconductor Simulation through Grid Technology., , , , , , , and . LSSC, volume 5910 of Lecture Notes in Computer Science, page 369-378. Springer, (2009)Evaluating the accuracy of SRAM margin simulation through large scale Monte-Carlo simulations with accurate compact models., , , , , and . ICICDT, page 29-32. IEEE, (2013)TCAD based Design-Technology Co-Optimisations in advanced technology nodes., , , , , and . VLSI-DAT, page 1-2. IEEE, (2017)Circuit design perspectives for Ge FinFET at 10nm and beyond., , , , , , , , , and 2 other author(s). ISQED, page 57-60. IEEE, (2015)An advanced statistical compact model strategy for SRAM simulation at reduced VDD., , , , and . ESSDERC, page 205-208. IEEE, (2012)Progress on carbon nanotube BEOL interconnects., , , , , , , , , and 11 other author(s). DATE, page 937-942. IEEE, (2018)SRAM device and cell co-design considerations in a 14nm SOI FinFET technology., , , , , , , and . ISCAS, page 2339-2342. IEEE, (2013)Modeling and simulation of transistor and circuit variability and reliability., , , , , , , , and . CICC, page 1-8. IEEE, (2010)Impact of statistical variability and charge trapping on 14 nm SOI FinFET SRAM cell stability., , , , , , and . ESSDERC, page 234-237. IEEE, (2013)