Author of the publication

Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes.

, , , and . J. Signal Process. Syst., 68 (2): 139-149 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fully-parallel LUT-based (2048, 1723) LDPC code decoder for FPGA., , , and . ICECS, page 408-411. IEEE, (2012)Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes., , , and . J. Signal Process. Syst., 68 (2): 139-149 (2012)FFT Spectrum Analyzer Project for Teaching Digital Signal Processing With FPGA Devices., , , , , and . IEEE Trans. Educ., 50 (3): 229-235 (2007)Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes., , , and . J. Signal Process. Syst., 66 (2): 99-104 (2012)Power Consumption Reduction in a Viterbi Decoder for OFDM-WLAN., , , , and . Journal of Circuits, Systems, and Computers, 18 (7): 1333-1337 (2009)Design and FPGA implementation of digit-serial FIR filters., , , and . ICECS, page 191-194. IEEE, (1998)FPGA-based digit-serial complex number multiplier-accumulator., , and . ISCAS, page 585-588. IEEE, (2000)DIGIMOD: A Tool to Implement FPGA-Based Digital IF and Baseband Modems., , , , , , , , , and . FPL, volume 2778 of Lecture Notes in Computer Science, page 988-991. Springer, (2003)The use of CORDIC in software defined radios: a tutorial., , , , and . IEEE Commun. Mag., 44 (9): 46-50 (2006)Reduction of power consumption in a Viterbi Decoder for OFDM-WLAN., , , , and . ICECS, page 586-588. IEEE, (2007)