( en | de | ru )

 

Disambiguation of "Thomas, Renji"

Author of the publication

copydeleteadd this publication to your clipboard
Core tunneling: Variation-aware voltage noise mitigation in GPUs.

, , , , and . HPCA, page 151-162. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Thomas

Thomas Baron

Untersuchungen an ungeschädigten und durch Pilzbefall geschädigten Nadelholzbauteilen mit ausgewählten Prüfverfahren. TU Dresden, (2009)

Thomas Harasim

Die Rolle des nucleostemin-Gens in dem Prozess der Ribosomenbiogenese. Uni München, (2009)

Thomas Uhlig

Messung der rektalen Körperinnentemperatur bei Milchkühen zur Detektion von Erkrankungen im Frühpuerperium. Uni Gießen, (2009)

Thomas Böttcher

Naturstoffe und ihre Derivate als molekulare Sonden: Identifikation ihrer Angriffsziele und Inhibition der Virulenz in pathogenen Bakterien. Uni München, (2009)
 

Other publications of authors with the same name

Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units., , and . IEEE Comput. Archit. Lett., 11 (2): 45-48 (2012)Core tunneling: Variation-aware voltage noise mitigation in GPUs., , , , and . HPCA, page 151-162. IEEE Computer Society, (2016)Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks., , , , , , , , and . MICRO, page 54:1-54:12. IEEE Computer Society, (2016)Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches., , , , and . MICRO, page 351-362. IEEE Computer Society, (2010)VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors., , , and . ISCA, page 249-260. IEEE Computer Society, (2012)EmerGPU: Understanding and mitigating resonance-induced voltage noise in GPU architectures., , and . ISPASS, page 79-89. IEEE Computer Society, (2016)Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips., , , , and . HPCA, page 27-38. IEEE Computer Society, (2012)StVEC: A Vector Instruction Extension for High Performance Stencil Computation., , , , and . PACT, page 276-287. IEEE Computer Society, (2011)