Author of the publication

Reliability-aware mapping for various NoC topologies and routing algorithms under performance constraints.

, , , , , and . Sci. China Inf. Sci., 58 (8): 1-14 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA., , , , , and . DAC, page 16:1-16:6. ACM, (2018)An efficient kernel transformation architecture for binary- and ternary-weight neural network inference., , , , and . DAC, page 137:1-137:6. ACM, (2018)A 2.69 Mbps/mW 1.09 Mbps/kGE Conjugate Gradient-based MMSE Detector for 64-QAM 128×8 Massive MIMO Systems., , , , , and . A-SSCC, page 191-194. IEEE, (2018)A Multi-Modal Face Recognition Method Using Complete Local Derivative Patterns and Depth Maps., , , , and . Sensors, 14 (10): 19561-19581 (2014)Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware., , , , , and . ISCA, page 575-586. ACM, (2017)Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays., , , and . DAC, page 64:1-64:6. ACM, (2016)Polyhedral model based mapping optimization of loop nests for CGRAs., , , and . DAC, page 19:1-19:8. ACM, (2013)Energy-aware loops mapping on multi-vdd CGRAs without performance degradation., , , and . ASP-DAC, page 312-317. IEEE, (2017)AEPE: An area and power efficient RRAM crossbar-based accelerator for deep CNNs., , , , , , , , , and . NVMSA, page 1-6. IEEE, (2017)Memory fartitioning-based modulo scheduling for high-level synthesis., , , , , and . ISCAS, page 1-4. IEEE, (2017)