( en | de | ru )

 

Disambiguation of "Vera, Xavier"

Author of the publication

copydeleteadd this publication to your clipboard
A Fast and Accurate Approach to Analyze Cache Memory Behavior (Research Note).

, , , and . Euro-Par, volume 1900 of Lecture Notes in Computer Science, page 194-198. Springer, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rafael Eurico Block Siqueira Cavalcanti Veras

Leonardo Verano Gamboa

Galo Vera Chamaza

Antonio Vera

Enrique Vera López

 

Other publications of authors with the same name

Reducing DUE-FIT of caches by exploiting acoustic wave detectors for error recovery., , and . IOLTS, page 85-91. IEEE, (2013)A Case for Acoustic Wave Detectors for Soft-Errors., , and . IEEE Trans. Computers, 65 (1): 5-18 (2016)Capturing vulnerability variations for register files., , , , and . DATE, page 1468-1473. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A fast and accurate framework to analyze and optimize cache memory behavior., , , and . ACM Trans. Program. Lang. Syst., 26 (2): 263-300 (2004)Refueling: Preventing Wire Degradation due to Electromigration., , , , , and . IEEE Micro, 28 (6): 37-46 (2008)Impact of Parameter Variations on Circuits and Microarchitecture., , , , , , and . IEEE Micro, 26 (6): 30-39 (2006)Hardware/software-based diagnosis of load-store queues using expandable activity logs., , , , , and . HPCA, page 321-331. IEEE Computer Society, (2011)The split register file., , , and . DATE, page 945-948. IEEE Computer Society, (2010)MT-SBST: Self-test optimization in multithreaded multicore architectures., , , , , and . ITC, page 734-743. IEEE Computer Society, (2010)Variable-Based Multi-module Data Caches for Clustered VLIW Processors., , , , and . IEEE PACT, page 207-217. IEEE Computer Society, (2005)