( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approach using bulk-driven load.

, и . Microelectron. J., (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rajendra Kumar

Rajendra Kumar Sud

Rajendra Kumar Gurumurthy

Rajendra Persaud

Rajendra Bari

 

Другие публикации лиц с тем же именем

On the New Design of sinusoid voltage Controlled oscillators Using Multiplier in CFA-Based Double Integrator Loop., , и . Journal of Circuits, Systems, and Computers, 19 (5): 939-948 (2010)An Angular 3D Path Selection Protocol in Wireless Sensor Networks., , , и . Open Comput. Sci., 11 (1): 190-207 (2021)Energy Efficient Angle based Route Selection in 3D Wireless Sensor Networks., , и . SICE, стр. 388-393. IEEE, (2019)Anchor-based void detouring routing protocol in three dimensional IoT networks., , , , , и . Comput. Networks, (мая 2023)Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approach using bulk-driven load., и . Microelectron. J., (2018)A Review on Robust Low Power System Level Digital Circuit Design Approaches in Nano-CMOS Technologies., и . ICCCT, стр. 371-375. ACM, (2015)Low-Power Adiabatic Computing with Improved Quasistatic Energy Recovery Logic., , и . VLSI Design, (2013)Reduction of variation and leakage in wide fan-in OR Logic domino gate., и . Integr., (марта 2023)A Low-Power, Sub-1-V All-MOSFET Subthreshold Voltage Reference Using Body Biasing., и . Journal of Circuits, Systems, and Computers, 28 (13): 1950215:1-1950215:22 (2019)Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design., , и . VLSI Design, (2012)