Author of the publication

Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection.

, and . IEEE J. Solid State Circuits, 45 (11): 2476-2486 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology., and . IEEE J. Solid State Circuits, 44 (3): 956-964 (2009)The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs., and . IEEE J. Solid State Circuits, 40 (8): 1751-1759 (2005)Design of a Bone-Guided Cochlear Implant Microsystem With Monopolar Biphasic Multiple Stimulations and Evoked Compound Action Potential Acquisition and Its In Vivo Verification., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 56 (10): 3062-3076 (2021)Design of Multiple-Charge-Pump System for Implantable Biomedical Applications., and . BioCAS, page 1-4. IEEE, (2018)An ESD-protected 5-GHz differential low-noise amplifier in a 130-nm CMOS process., and . CICC, page 233-236. IEEE, (2008)On-Chip Transient Detection Circuit for System-Level ESD Protection in CMOS ICs., , and . CICC, page 361-364. IEEE, (2006)Failure analysis and solutions to overcome latchup failure event of a power controller IC in bulk CMOS technology., and . Microelectron. Reliab., 46 (7): 1042-1049 (2006)Anomalous latchup failure induced by on-chip ESD protection circuit in a high-voltage CMOS IC product., , , and . Microelectron. Reliab., 43 (8): 1295-1301 (2003)A CMOS Bandgap Reference Circuit for Sub-1-V Operation without Using Extra Low-Threshold-Voltage Device., , and . IEICE Trans. Electron., 88-C (11): 2150-2155 (2005)MOS-Bounded Diodes for On-Chip ESD Protection in Deep Submicron CMOS Process., , and . IEICE Trans. Electron., 88-C (3): 429-436 (2005)