Author of the publication

Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator.

, , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (1): 86-101 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (1): 86-101 (2018)Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator., , , , , , , , and . CoRR, (2017)Statistical Characterization of ReRAM Arrays for Analog In-Memory Computing., , , , , , , , , and . ICRC, page 1-5. IEEE, (2023)Ziksa: On-chip learning accelerator with memristor crossbars for multilevel neural networks., , , , , , and . ISCAS, page 1-4. IEEE, (2017)Using Floating Gate Memory to Train Ideal Accuracy Neural Networks., , , , , , , , and . CoRR, (2019)Impact of Linearity and Write Noise of Analog Resistive Memory Devices in a Neural Algorithm Accelerator., , , , , , , , and . ICRC, page 1-10. IEEE, (2017)Wafer-Scale TaOx Device Variability and Implications for Neuromorphic Computing Applications., , , , and . IRPS, page 1-4. IEEE, (2019)