Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding.

Y. Shyu, Y. Lin, R. Chu, G. Huang, and S. Chang. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 95-A (12): 2415-2423 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ying Lin

Ying-Tung Lin

Ying Ying

Lin Lin

Other publications of authors with the same name

A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications.G. Huang, S. Chang, C. Liu, and Y. Lin. IEEE J. Solid State Circuits, 47 (11): 2783-2795 (2012)A 10b 100kS/s SAR ADC with charge recycling switching method.K. Chiang, S. Chang, G. Huang, and Y. Lin. A-SSCC, page 329-332. IEEE, (2014)A 5-bit 4.2-GS/s flash ADC in 0.13-μm CMOS.Y. Lin, Y. Liu, and S. Chang. CICC, page 213-216. IEEE, (2007)A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme.Y. Lin, C. Lin, and S. Chang. IEEE Trans. Very Large Scale Integr. Syst., 18 (3): 509-513 (2010)10-bit 30-MS/s SAR ADC Using a Switchback Switching Method.G. Huang, S. Chang, C. Liu, and Y. Lin. IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 584-588 (2013)A Digitally Calibrated CMOS Transconductor With a 100-MHz Bandwidth and 75-dB SFDR.S. Chang, Y. Lin, and Y. Liu. IEEE Trans. Circuits Syst. II Express Briefs, 55-II (11): 1089-1093 (2008)A 5-bit 4.2-GS/s Flash ADC in 0.13-µm CMOS Process.Y. Lin, S. Chang, and Y. Liu. IEICE Trans. Electron., 92-C (2): 258-268 (2009)An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count.Y. Lin, S. Chang, Y. Liu, C. Liu, and G. Huang. IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (8): 1829-1837 (2010)A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure.C. Liu, S. Chang, G. Huang, and Y. Lin. IEEE J. Solid State Circuits, 45 (4): 731-740 (2010)A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation.C. Liu, S. Chang, G. Huang, Y. Lin, C. Huang, C. Huang, L. Bu, and C. Tsai. ISSCC, page 386-387. IEEE, (2010)

BibSonomy

Disambiguation of "Lin, Ying-Zu"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding.

Please choose a person to relate this publication to

Ying Lin

Ying-Tung Lin

Ying Ying

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lin, Ying-Zu"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding.

Please choose a person to relate this publication to

Ying Lin

Ying-Tung Lin

Ying Ying

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding.