( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation.

, , , , , , и . IEEE J. Solid State Circuits, 51 (12): 3078-3092 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Piet Engelke

Piet Jonas

Piet Meerendonk

Piet Hensel

Piet Hensel

 

Другие публикации лиц с тем же именем

A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter., , , и . ESSCIRC, стр. 139-142. IEEE, (2011)A 54-64.8 GHz subharmonically injection-locked frequency synthesizer with transmitter EVM between -26.5 dB and -28.8 dB in 28 nm CMOS., , , , , и . ESSCIRC, стр. 243-246. IEEE, (2017)A 79GHz variable gain low-noise amplifier and power amplifier in 28nm CMOS operating up to 125°C., , , и . ESSCIRC, стр. 183-186. IEEE, (2014)A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS., , , и . ESSCIRC, стр. 75-78. IEEE, (2014)Inductor-based ESD protection under CDM-like ESD stress conditions for RF applications., , , , , , , и . CICC, стр. 49-52. IEEE, (2008)An up to 36Gbps analog baseband equalizer and demodulator for mm-wave wireless communication in 28nm CMOS., , , и . CICC, стр. 1-4. IEEE, (2017)An 80 GHz Low-Noise Amplifier Resilient to the TX Spillover in Phase-Modulated Continuous-Wave Radars., , , , , , , и . IEEE J. Solid State Circuits, 51 (5): 1141-1153 (2016)Digital ground bounce reduction by supply current shaping and clock frequency Modulation., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 65-76 (2005)A Single-Channel, 600-MS/s, 12-b, Ringamp-Based Pipelined ADC in 28-nm CMOS., , , , и . IEEE J. Solid State Circuits, 54 (2): 403-416 (2019)A 400 μW 4.7-to-6.4GHz VCO under an Above-IC Inductor in 45nm CMOS., , , , и . ISSCC, стр. 536-537. IEEE, (2008)