Author of the publication

Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs.

, and . IET Circuits Devices Syst., 12 (4): 460-466 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization., and . ICCAD, page 1-8. ACM, (2019)Low-power data encoding/decoding for energy-efficient static random access memory design., , , , , and . IET Circuits Devices Syst., 13 (8): 1152-1159 (2019)Balanced Factorization and Rewriting Algorithms for Synthesizing Single Flux Quantum Logic Circuits., and . ACM Great Lakes Symposium on VLSI, page 183-188. ACM, (2019)qSeq: Full Algorithmic and Tool Support for Synthesizing Sequential Circuits in Superconducting SFQ Technology., and . DAC, page 133-138. IEEE, (2021)NullaNet: Training Deep Neural Networks for Reduced-Memory-Access Inference., , and . CoRR, (2018)A Graph Partitioning Algorithm with Application in Synthesizing Single Flux Quantum Logic Circuits., and . CoRR, (2018)Energy-efficient, low-latency realization of neural networks through boolean logic minimization., , and . ASP-DAC, page 274-279. ACM, (2019)Deep-PowerX: a deep learning-based framework for low-power approximate logic synthesis., , , , and . ISLPED, page 73-78. ACM, (2020)kNN-CAM: A k-Nearest Neighbors-based Configurable Approximate Floating Point Multiplier., , , , , and . ISQED, page 1-7. IEEE, (2019)Hybrid Cell Assignment and Sizing for Power, Area, Delay-Product Optimization of SRAM Arrays., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (12): 2047-2051 (2019)