( en | de | ru )

 

Disambiguation of "Tran, Xuan-Tu"

Author of the publication

copydeleteadd this publication to your clipboard
An Asynchronous Power Aware and Adaptive NoC Based Circuit.

, , , , , , , , , , and . IEEE J. Solid State Circuits, 44 (4): 1167-1177 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tran vu Tu

Tran xuan Nam

Tran xuan Hoai

Xuan-Hoai Tran

Tran xuan Hoai

 

Other publications of authors with the same name

A Novel Hardware Architecture for Human Detection using HOG-SVM Co-Optimization., , and . APCCAS, page 33-36. IEEE, (2019)An Asynchronous Power Aware and Adaptive NoC Based Circuit., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 44 (4): 1167-1177 (2009)A Thermal-Aware On-Line Fault Tolerance Method for TSV Lifetime Reliability in 3D-NoC Systems., , , and . IEEE Access, (2020)A Sub-μ W Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-on-Thin-Box (SOTB) for IoT Applications., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (9): 3182-3186 (2021)An In-Situ Dynamic Quantization With 3D Stacking Synaptic Memory for Power-Aware Neuromorphic Architecture., , , and . IEEE Access, (2023)A proposal for enhancing training speed in deep learning models based on memory activity survey., , , , , and . IEICE Electron. Express, 18 (15): 20210252 (2021)Low-cost Low-Power Implementation of Binary Edwards Curve for Secure Passive RFID Tags., , , , and . MCSoC, page 494-500. IEEE, (2023)An Efficient Event-driven Neuromorphic Architecture for Deep Spiking Neural Networks., , , and . SoCC, page 144-149. IEEE, (2019)HotCluster: A Thermal-Aware Defect Recovery Method for Through-Silicon-Vias Toward Reliable 3-D ICs Systems., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (4): 799-812 (2022)A Non-Blocking Non-Degrading Multiple Defects Link Testing Method for 3D-Networks-on-Chip., , , , and . IEEE Access, (2020)