( en | de | ru )

 

Disambiguation of "Jr., Earl E. Swartzlander"

Author of the publication

copydeleteadd this publication to your clipboard
Time-Redundant Multiple Computation for Fault-Tolerant Digital Neural Networks.

, , and . ISCAS, page 977-980. IEEE, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dent Earl

Eugenia Earle

Kathleen Early

Foued Jrad

Earl Gumbs

 

Other publications of authors with the same name

VLSI Concurrent Error Correcting Adders and Multipliers., and . DFT, page 287-294. IEEE Computer Society, (1993)Parallel Counters.. IEEE Trans. Computers, 22 (11): 1021-1024 (1973)Dadda Multiplier designs using memristors., and . ICICDT, page 1-4. IEEE, (2017)The Hazard-Free Superscalar Pipeline Fast Fourier Transform Architecture and Algorithm., , and . VLSI-SoC (Selected Papers), volume 291 of IFIP, page 1-22. Springer, (2007)Quantifying academic placer performance on custom designs., , , , , and . ISPD, page 91-98. ACM, (2011)The Sign/Logarithm Number System., and . IEEE Trans. Computers, 24 (12): 1238-1242 (1975)A pipelined architecture for the multidimensional DFT., and . IEEE Trans. Signal Process., 49 (9): 2096-2102 (2001)A scaled DCT architecture with the CORDIC algorithm., and . IEEE Trans. Signal Process., 50 (1): 160-167 (2002)A parallel implementation of the 2-D discrete wavelet transform without interprocessor communications., , and . IEEE Trans. Signal Process., 47 (11): 3179-3184 (1999)Calculators.. IEEE Ann. Hist. Comput., 20 (1): 67-76 (1998)