( en | de | ru )

 

Disambiguation of "Kameyama, Michitaka"

Author of the publication

copydeleteadd this publication to your clipboard
A low-power FPGA based on autonomous fine-grain power-gating.

, , and . ASP-DAC, page 119-120. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michitaka Ota

Shin'ichi Kameyama

 

Other publications of authors with the same name

A Multi-Context FPGA Using a Floating-Gate-MOS Functional Pass-Gate and Its CAD Environment., and . APCCAS, page 1803-1806. IEEE, (2006)Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit., , , and . ISCAS, page 3017-3020. IEEE, (2012)Design of a Collision Detection VLSI Processor Based on Minimization of Area-Time Products., and . ICRA, page 3691-3696. IEEE Computer Society, (1998)An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture., , , and . ASP-DAC, page 89-90. IEEE, (2011)Low-power multiple-valued current-mode integrated circuit with current-source control and its application., , and . ASP-DAC, page 413-418. IEEE, (1997)Latency Minimization of Parallel VLSI Processors for Robotics Using Integer Programming., and . J. Robotics Mechatronics, 6 (2): 143-149 (1994)Data-Transfer-Aware Design of an FPGA-Based Heterogeneous Multicore Platform with Custom Accelerators., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2658-2669 (2015)Verification Based Algorithm Selection., and . IDT, page 25-30. IEEE, (2023)Bayesian Network for algorithm selection: Real-world hierarchy for nodes reduction., and . iCAST/UMEDIA, page 69-75. IEEE, (2013)Multiple-Valued Mask-Programmable Logic Array Using One-Transistor Universal-Literal Circuits., , , and . ISMVL, page 167-172. IEEE Computer Society, (2001)