( en | de | ru )

 

Disambiguation of "Jeong, Deog-Kyoon"

Author of the publication

copydeleteadd this publication to your clipboard
A 6.7-11.2 Gb/s, 2.25 pJ/bit, Single-Loop Referenceless CDR With Multi-Phase, Oversampling PFD in 65-nm CMOS.

, , , , and . IEEE J. Solid State Circuits, 53 (10): 2982-2993 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Su-Jeong Jeong

Hyung-Gon Jeong

Wonrae Jeong

Hang-Kyun Jeong

Chang-Kyo Jeong

 

Other publications of authors with the same name

V-P cache: a storage efficient virtual cache organization., , , , and . Microprocess. Microsystems, 17 (9): 537-546 (1993)A 0.015-mm2 Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (6): 655-659 (2017)An Optimum Injection-Timing Tracking Loop for 5-GHz, 1.13-mW/GHz RO-Based Injection-Locked PLL With 152-fs Integrated Jitter., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (12): 1819-1823 (2018)A 0.36 pJ/bit, 0.025 mm2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (9): 1393-1403 (2016)A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital converters., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (4): 795-801 (2006)A Fully Integrated 700MA Event-Driven Digital Low-Dropout Regulator with Residue-Tracking Loop for Fine-Grained Power Management Unit., and . VLSI Circuits, page 231-232. IEEE, (2018)Practical considerations in the design and implementation of time synchronization systems using IEEE 1588., and . IEEE Communications Magazine, 47 (11): 164-170 (2009)A 0.032mm2 3.1mW synthesized pixel clock generator with 30psrms integrated jitter and 10-to-630MHz DCO tuning range., , , , , and . ISSCC, page 250-251. IEEE, (2013)Virtual minimum potential queuing., , and . J. High Speed Networks, 16 (4): 323-339 (2007)A 10 Gb/s voltage swing level controlled output driver in 65-nm CMOS technology., and . ISOCC, page 53-56. IEEE, (2012)