Author of the publication

A high performance hardware architecture for non-negative tensor factorization.

, , , and . Microelectron. J., (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A customizable Stochastic State Point Process Filter (SSPPF) for neural spiking activity., , , , and . EMBC, page 4993-4996. IEEE, (2013)Noise filtering and occurrence identification of mouse ultrasonic vocalization call., , , , , and . ICMLC, page 1218-1223. IEEE, (2013)A Data-Center FPGA Acceleration Platform for Convolutional Neural Networks., , , , , , , , , and . FPL, page 151-158. IEEE, (2019)Parallel architecture for DNA sequence inexact matching with Burrows-Wheeler Transform., , , , , , and . Microelectron. J., 44 (8): 670-682 (2013)A Flexible and Customizable Architecture for the Relaxation Labeling Algorithm., , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (2): 106-110 (2013)High performance hardware architecture for singular spectrum analysis of Hankel tensors., , , , , , and . Microprocess. Microsystems, (2019)A Fast CU Size Decision Algorithm for the HEVC Intra Encoder., and . IEEE Trans. Circuits Syst. Video Techn., 25 (5): 892-896 (2015)A high performance hardware architecture for non-negative tensor factorization., , , and . Microelectron. J., (2019)Fast HEVC intra coding decision based on statistical cost and corner detection., , and . IWSSIP, page 1-5. IEEE, (2017)A robust background initialization algorithm with superpixel motion detection., , and . Signal Process. Image Commun., (2019)