Author of the publication

Designing Optimized and Secured Reusable Convolutional Hardware Accelerator Against IP Piracy Using Retina Biometrics.

, and . iSES, page 153-158. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low cost optimized Trojan secured schedule at behavioral level for single & Nested loop control data flow graphs (Invited Paper)., , and . Integr., (2017)User power-delay budget driven PSO based design space exploration of optimal k-cycle transient fault secured datapath during high level synthesis., and . ISQED, page 289-292. IEEE, (2015)Low Cost Dual-Phase Watermark for Protecting CE Devices in IoT Framework., and . Security and Fault Tolerance in Internet of Things, Springer, (2019)Audio and Video Technologies: Recent Advances in Consumer Electronics., and . IEEE Consumer Electron. Mag., 7 (5): 26 (2018)Facial Biometric for Securing Hardware Accelerators., and . IEEE Trans. Very Large Scale Integr. Syst., 29 (1): 112-123 (2021)Biometrics for Hardware Security and Trust: Discussion and Analysis., , and . IT Prof., 25 (4): 36-44 (July 2023)Multi-cut based architectural obfuscation and handprint biometric signature for securing transient fault detectable IP cores during HLS., and . Integr., (March 2024)Security of Functionally Obfuscated DSP Core Against Removal Attack Using SHA-512 Based Key Encryption Hardware., and . IEEE Access, (2019)Functional networks in non-human primate spinal cord and the effects of injury., , , , , , and . NeuroImage, (2021)"Security Gap" as a metric for enterprise business processes., , and . Secur. Priv., (November 2022)