( en | de | ru )

 

Disambiguation of "Madhavan, Advait"

Author of the publication

copydeleteadd this publication to your clipboard
Temporal Computing With Superconductors.

, , , , , , , and . IEEE Micro, 41 (3): 71-79 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Soumya Madhavan

Madhavan Nallani

Dharanija Madhavan

Madhavan Manivannan

 

Other publications of authors with the same name

Energy-efficient stochastic computing with superparamagnetic tunnel junctions., , , , and . CoRR, (2019)Associative Memories Using Complex-Valued Hopfield Networks Based on Spin-Torque Oscillator Arrays., , , and . CoRR, (2021)Storing and Retrieving Wavefronts with Resistive Temporal Memory., and . ISCAS, page 1-5. IEEE, (2020)Lessons Learned the Hard Way., , , , , , , , , and 23 other author(s). ISCAS, page 1-18. IEEE, (2020)Programmable electrical coupling between stochastic magnetic tunnel junctions., , , , , , , , , and 2 other author(s). CoRR, (2023)High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing., , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (12): 2759-2772 (2018)Streaming Batch Eigenupdates for Hardware Neuromorphic Networks., , , , , , , and . CoRR, (2019)Implementation of a Binary Neural Network on a Passive Array of Magnetic Tunnel Junctions., , , , , , , , , and 2 other author(s). CoRR, (2021)Energy efficient computation with asynchronous races., , and . DAC, page 108:1-108:6. ACM, (2016)Mapping of image and network processing tasks on high-throughput CMOL FPGA circuits., and . VLSI-SoC, page 82-87. IEEE, (2012)