Author of the publication

A heterogeneous many-core platform for experiments on scalable custom interconnects and management of fault and critical events, applied to many-process applications: Vol. II, 2012 technical report.

, , , , , , , , , , , and . CoRR, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power, Energy and Speed of Embedded and Server Multi-Cores applied to Distributed Simulation of Spiking Neural Networks: ARM in NVIDIA Tegra vs Intel Xeon quad-cores., , , , , , , , , and . CoRR, (2015)A heterogeneous many-core platform for experiments on scalable custom interconnects and management of fault and critical events, applied to many-process applications: Vol. II, 2012 technical report., , , , , , , , , and 2 other author(s). CoRR, (2013)APEnet+: high bandwidth 3D torus direct network for petaflops scale commodity clusters, , , , , , , , , and 2 other author(s). CoRR, (2011)Architectural improvements and 28 nm FPGA implementation of the APEnet+ 3D Torus network for hybrid HPC systems., , , , , , , , , and . CoRR, (2013)'Mutual Watch-dog Networking': Distributed Awareness of Faults and Critical Events in Petascale/Exascale systems., , , , , , , , , and . CoRR, (2013)Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development., , , , , , , , , and 9 other author(s). Microprocess. Microsystems, (2018)APEIRON: composing smart TDAQ systems for high energy physics experiments., , , , , , , , , and 4 other author(s). CoRR, (2023)Power-Efficient Computing: Experiences from the COSA Project., , , , , , , , , and 8 other author(s). Sci. Program., (2017)RED-SEA: Network Solution for Exascale Architectures., , , , , , , , , and 58 other author(s). DSD, page 712-719. IEEE, (2022)Virtual-to-Physical address translation for an FPGA-based interconnect with host and GPU remote DMA capabilities., , , , , , , , , and . FPT, page 58-65. IEEE, (2013)