( en | de | ru )

 

Disambiguation of "Nassar, Salwa M."

Author of the publication

copydeleteadd this publication to your clipboard
Pareto front analog layout placement using Satisfiability Modulo Theories.

, , , , and . DATE, page 1411-1416. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Salwa Kilani

Ahmed Salwati

Salwa Baserrah

Jamil Nassar

Salwa Teghian

 

Other publications of authors with the same name

Design and implementation of Automatic Parallel Detection Layer., , , and . SMC, page 2371-2376. IEEE, (2001)Automated vision system for localizing structural defects in textile fabrics., , , , and . Pattern Recognit. Lett., 26 (10): 1435-1443 (2005)Performance Analysis of Textile Fault Detection System., and . CAINE, page 266-. ISCA, (2002)An FPGA implementation of block truncation coding for gray and color images., , and . FPGA, page 245. ACM, (2004)Exploiting satisfiability modulo theories for analog layout automation., , , , , and . IDT, page 1-6. IEEE, (2014)A topic-aware classifier based on a hybrid quantum-classical model., , , and . Neural Comput. Appl., 35 (25): 18803-18812 (September 2023)Parallel Deployment and Performance Analysis of a Multi-Hop Routing Protocol for 5G Backhaul Networks Using Cloud and HPC Platforms., , , , , , and . IEEE Access, (2024)FPGA implementation of block truncation coding algorithm for gray scale images., , and . ISCAS (2), page 448-451. IEEE, (2003)Managing shop floor systems Using RFID in the Middle East., , and . CoRR, (2014)An FPGA implementation of a neural optimization of block truncation coding for image/video compression., , , and . Microprocess. Microsystems, 31 (8): 477-486 (2007)