Author of the publication

Multi-core platform for an efficient H.264 and VC-1 video decoding based on macroblock row-level parallelism.

, , and . IET Circuits Devices Syst., 4 (2): 147-158 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

How to Link SNOMED CT Procedure and WHO International Classification of Health Interventions (ICHI)., , , , and . eHealth, volume 236 of Studies in Health Technology and Informatics, page 40-47. IOS Press, (2017)A Logarithmic Domain Algorithm of the Hodgkin-Huxley Neuron Model for Hardware Implementations., , and . ICEIC, page 1-3. IEEE, (2022)Comparison between STDP and Gradient-descent Training Processes for Spiking Neural Networks Using MNIST Digits., , , and . ICTC, page 1732-1734. IEEE, (2022)Florian: Developing a Low-Power RISC-V Multicore Processor with a Shared Lightweight FPU., , , , , , and . ISLPED, page 1-6. IEEE, (2023)New Lookup Tables and Searching Algorithms for Fast H.264/AVC CAVLC Decoding., , and . IEEE Trans. Circuits Syst. Video Techn., 20 (7): 1007-1017 (2010)Application specific processor for multi-standard video decoding., and . ISOCC, page 436-439. IEEE, (2011)Bit-level super-systolic array for FIR filter with a FPGA-based bit-serial semi-systolic multiplier., and . FPGA, page 249. ACM, (2004)Design of a Reversible PLD Architecture., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 85-90. Springer, (2007)A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties., , , and . IEEE Des. Test, 36 (2): 81-87 (2019)The VDSL Deployments and Their Associated Crosstalk with xDSL Systems., , and . ICT, volume 3124 of Lecture Notes in Computer Science, page 1296-1302. Springer, (2004)