From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Leakage Power Analysis and Reduction for Nanoscale Circuits., , , , и . IEEE Micro, 26 (2): 68-80 (2006)Rectilinear workspace partitioning for parallel coverage using multiple unmanned aerial vehicles., , , и . Adv. Robotics, 21 (1): 105-120 (2007)Co- Location Resistant Virtual Machine Placement in Cloud Data Centers., и . ICPADS, стр. 61-68. IEEE, (2018)A 2.05 GVertices/s 151 mW Lighting Accelerator for 3D Graphics Vertex and Pixel Shading in 32 nm CMOS., , , , , , , и . IEEE J. Solid State Circuits, 48 (1): 128-139 (2013)A 320 mV 56 μW 411 GOPS/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65 nm CMOS., , , , , , и . IEEE J. Solid State Circuits, 44 (1): 107-114 (2009)Process variation in embedded memories: failure analysis and variation aware architecture., , , и . IEEE J. Solid State Circuits, 40 (9): 1804-1814 (2005)An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS., , , , , , , , , и . IEEE J. Solid State Circuits, 54 (4): 1074-1085 (2019)53 Gbps Native GF(2 4) 2 Composite-Field AES-Encrypt/Decrypt Accelerator for Content-Protection in 45 nm High-Performance Microprocessors., , , , , , , , и . IEEE J. Solid State Circuits, 46 (4): 767-776 (2011)2.4 Gbps, 7 mW All-Digital PVT-Variation Tolerant True Random Number Generator for 45 nm CMOS High-Performance Microprocessors., , , , , , , , и . IEEE J. Solid State Circuits, 47 (11): 2807-2821 (2012)A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 56 (4): 1082-1092 (2021)