Author of the publication

A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits.

, and . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 218-222 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Device circuit and technology co-optimisation for FinFET based 6T SRAM cells beyond N7., , , , , , , , , and 2 other author(s). ESSDERC, page 256-259. IEEE, (2017)Design Technology co-optimization of 1D-1VCMA to improve read performance for SCM applications., , , , , , and . ISCAS, page 1-5. IEEE, (2023)Impact of interconnects enhancement on SRAM design beyond 5nm technology node., , , and . ISCAS, page 1-5. IEEE, (2023)An Intracity Route Management System Sanchari Mitra, , , , , and . International Journal on Recent and Innovation Trends in Computing and Communication, 3 (4): 2302--2306 (April 2015)Dedicated technology threshold voltage tuning for 6T SRAM beyond N7., , , , , , , , , and 1 other author(s). ICICDT, page 1-4. IEEE, (2017)In-Memory Database Systems - A Paradigm Shift., , and . CoRR, (2014)A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits., and . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 218-222 (2016)Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (8): 2634-2642 (2016)Verification of Neural Networks: Specifying Global Robustness using Generative Models., and . CoRR, (2019)Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory., , , and . Microelectron. J., (2017)