Author of the publication

Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (2): 172-180 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-µm CMOS., , , , , and . IEEE J. Solid State Circuits, 43 (6): 1403-1413 (2008)Integrated Quenching-and-Reset Circuit for Single-Photon Avalanche Diodes., , and . IEEE Trans. Instrum. Meas., 64 (1): 271-277 (2015)Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (2): 172-180 (2009)A 0.3-V 8.5-μ a Bulk-Driven OTA., , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (9): 1444-1448 (September 2023)Charge Pumps for Ultra-Low-Power Applications: Analysis, Design, and New Solutions., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (8): 2895-2901 (2021)Single miller capacitor frequency compensation techniques: Theoretical comparison and critical review., , , and . Int. J. Circuit Theory Appl., 50 (5): 1462-1486 (2022)Global impedance attenuation network for multistage OTAs driving a broad range of load capacitor., , and . I. J. Circuit Theory and Applications, 48 (2): 181-197 (2020)Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (5): 933-940 (2007)Advances in Reversed Nested Miller Compensation., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (7): 1459-1470 (2007)High-Drive and Linear CMOS Class-AB Pseudo-Differential Amplifier., , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (2): 112-116 (2007)