( en | de | ru )

 

Disambiguation of "Nikolic, Stefan"

Author of the publication

copydeleteadd this publication to your clipboard
Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster Commercial FPGA Routing.

, , , , and . FPGA, page 231. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephan Nikolic

Djordje Nikolic

Zeljko Nikolic

Nina Nikolic

Boris Nikolic

 

Other publications of authors with the same name

Object-Attribute Biclustering for Elimination of Missing Genotypes in Ischemic Stroke Genome-Wide Data., , , , , , , , and . AIST (Supplement), volume 1357 of Communications in Computer and Information Science, page 185-204. Springer, (2020)Turning PathFinder Upside-Down: Exploring FPGA Switch-Blocks by Negotiating Switch Presence., and . FPL, page 225-233. IEEE, (2021)Finding a Needle in the Haystack of Hardened Interconnect Patterns., , and . FPL, page 31-37. IEEE, (2019)Detailed Placement for Dedicated LUT-Level FPGA Interconnect., , and . ACM Trans. Reconfigurable Technol. Syst., 15 (4): 37:1-37:33 (2022)Regularity Matters: Designing Practical FPGA Switch-Blocks., and . FPGA, page 99-109. ACM, (2023)NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs., , and . FPGA, page 11-22. ACM, (2021)Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths., , and . FPL, page 153-161. IEEE, (2020)IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck., , , , and . ICCAD, page 1-9. IEEE, (2023)Global Is the New Local: FPGA Architecture at 5nm and Beyond., , , and . FPGA, page 34-44. ACM, (2021)Straight to the Point: Intra- and Intercluster LUT Connections to Mitigate the Delay of Programmable Routing., , and . FPGA, page 150-160. ACM, (2020)