Author of the publication

Low-capture-power at-speed testing using partial launch-on-capture test scheme.

, and . VTS, page 141-146. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing., and . ACM Trans. Design Autom. Electr. Syst., 21 (2): 24:1-24:23 (2016)Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing., , and . ACM Trans. Design Autom. Electr. Syst., 17 (2): 18:1-18:24 (2012)A power-effective scan architecture using scan flip-flops clustering and post-generation filling., , and . ACM Great Lakes Symposium on VLSI, page 517-522. ACM, (2009)Mathematics model and numerical calculation for stability of synchronous generator rectification systems., , , and . Kybernetes, 40 (5/6): 894-904 (2011)Fault-tolerant routing and multicasting in hypercubes using a partial path set-up., , and . Parallel Comput., 31 (3-4): 389-411 (2005)Constraining Transition Propagation for Low-Power Scan Testing Using a Two-Stage Scan Architecture., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (5): 450-454 (2007)TM: a new and simple topology for interconnection networks., , and . J. Supercomput., 66 (1): 514-538 (2013)Low-Power Weighted Pseudo-Random Test Pattern Generation for Launch-on-Capture Delay Testing., , and . VTS, page 1-6. IEEE, (2020)Scan chain configuration based X-filling for low power and high quality testing., , , and . IET Comput. Digit. Tech., 4 (1): 1-13 (2010)Cooperative power scheduling for a network of MIMO links., , and . IEEE Trans. Wirel. Commun., 9 (3): 939-944 (2010)