From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Partial Reconfiguration for Design Optimization., , и . FPL, стр. 328-334. IEEE, (2020)Dynamically Managing FPGAs for Efficient Computing.. Carnegie Mellon University, USA, (2020)OmniCache: Collaborative Caching for Near-storage Accelerators., , , , и . FAST, стр. 35-50. USENIX Association, (2024)Amorphous Dynamic Partial Reconfiguration with Flexible Boundaries to Remove Fragmentation., и . CoRR, (2017)GraphGen: An FPGA Framework for Vertex-Centric Graph Computation., , , , , , , и . FCCM, стр. 25-28. IEEE Computer Society, (2014)Time-Shared Execution of Realtime Streaming Pipelines by Dynamic Partial Reconfiguration., и . CoRR, (2018)Time-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration., и . FPL, стр. 230-234. IEEE Computer Society, (2018)Quantifying the Benefits of Dynamic Partial Reconfiguration for Embedded Vision Applications., , , и . FPL, стр. 129-135. IEEE, (2019)A 300Hz 19b DR capacitive accelerometer based on a versatile front end in a 5th-order ΔΣ loop., , , , , , и . ESSCIRC, стр. 288-291. IEEE, (2009)An internally non-linear ADC for a ΣΔ accelerometer loop., , , , , и . ISCAS, стр. 2155-2158. IEEE, (2010)