( en | de | ru )

 

Disambiguation of "Martins, Rui Paulo"

Author of the publication

copydeleteadd this publication to your clipboard
A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (8): 1966-1976 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paulo Martins Engel

Paulo Ney Aguiar Martins

Milan Paulovic

Hartwig Paulo

Manuel António Paulo

 

Other publications of authors with the same name

A 90nm CMOS Bio-potential Signal Readout Front-end with Improved Powerline Interference Rejection., , , , , , and . ISCAS, page 665-668. IEEE, (2009)A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning., , , and . IEEE J. Solid State Circuits, 55 (10): 2629-2638 (2020)A Power-Efficient Hybrid Single-Inductor Bipolar-Output DC-DC Converter with Floating Negative Output for AMOLED Displays., , , , , , and . CICC, page 1-4. IEEE, (2020)A 72.6dB-SNDR 100MHz-BW 16.36mW CTDSM with Preliminary Sampling and Quantization Scheme in Backend Subranging QTZ., , , and . ISSCC, page 340-342. IEEE, (2019)16.2 A 4× Interleaved 10GS/s 8b Time-Domain ADC with 16× Interpolation-Based Inter-Stage Gain Achieving >37.5dB SNDR at 18GHz Input., , , and . ISSCC, page 252-254. IEEE, (2020)A reconfigurable cross-connected wireless-power transceiver for bidirectional device-to-device charging with 78.1% total efficiency., , , and . ISSCC, page 140-142. IEEE, (2018)Fully Integrated High Voltage Pulse Driver Using Switched-Capacitor Voltage Multiplier and Synchronous Charge Compensation in 65-nm CMOS., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (10): 1768-1772 (2019)A 0.016-mm2 144-µW Three-Stage Amplifier Capable of Driving 1-to-15 nF Capacitive Load With > 0.95-MHz GBW., , , and . IEEE J. Solid State Circuits, 48 (2): 527-540 (2013)A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems., , and . ISCAS (1), page 369-372. IEEE, (2004)A 0.3-V, 37.5-nW 1.5∼6.5-pF-input-range supply voltage tolerant capacitive sensor readout., , , and . ISIC, page 388-391. IEEE, (2014)