( en | de | ru )

 

Disambiguation of "Pandey, Jai Gopal"

Author of the publication

copydeleteadd this publication to your clipboard
Security Evaluation of Lightweight SBoxes.

, , , and . iSES, page 315-318. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shantanu Pandey

Karappurath Gopalan

Kreshna Gopal

Gopal Mamdapurkar

Dharmendra Pandey

 

Other publications of authors with the same name

Architectures and algorithms for image and video processing using FPGA-based platform., , and . VDAT, page 1. IEEE, (2014)Hardware architectures for PRESENT block cipher and their FPGA implementations., , and . IET Circuits Devices Syst., 13 (7): 958-969 (2019)SAT and SCOPE Attacks on Deceptive Multiplexer Logic Locking., , , , , and . VLSID, page 547-552. IEEE, (2024)A Highly Stable and Robust 7T SRAM Cell using Memristor., and . VDAT, page 1-4. IEEE, (2020)An embedded FPGA-SoC framework and its usage in moving object tracking application.. Des. Autom. Embed. Syst., 25 (3): 213-236 (2021)An Ultra Low Power AES Architecture for IoT., , , , , and . VDAT, volume 1066 of Communications in Computer and Information Science, page 334-344. Springer, (2019)Security Evaluation of Lightweight SBoxes., , , and . iSES, page 315-318. IEEE, (2023)A Novel Architecture for FPGA Implementation of Otsu's Global Automatic Image Thresholding Algorithm., , , and . VLSID, page 300-305. IEEE Computer Society, (2014)A VLSI Architecture for the PRESENT Block Cipher with FPGA and ASIC Implementations., , , , , , , and . VDAT, volume 892 of Communications in Computer and Information Science, page 210-220. Springer, (2018)GIFT cipher usage in image data security: hardware implementations, performance and statistical analyses., and . J. Real Time Image Process., 18 (6): 2551-2567 (2021)