From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Design and implementation of a modular, low latency, fault-aware, FPGA-based network interface., , , , , , , , , и . ReConFig, стр. 1-6. IEEE, (2013)ASIP acceleration for virtual-to-physical address translation on RDMA-enabled FPGA-based network interfaces., , , , , , , , , и 2 other автор(ы). Future Gener. Comput. Syst., (2015)Distributed simulation of polychronous and plastic spiking neural networks: strong and weak scaling of a representative mini-application benchmark executed on a small-scale commodity cluster., , , , , , , , , и . CoRR, (2013)APENet: a high speed, low latency 3D interconnect network., , , , , , , и . CLUSTER, стр. 481. IEEE Computer Society, (2004)Real-Time Cortical Simulations: Energy and Interconnect Scaling on Distributed Systems., , , , , , , , , и 4 other автор(ы). PDP, стр. 283-290. IEEE, (2019)APEnet+: a 3D toroidal network enabling Petaflops scale Lattice QCD simulations on commodity clusters, , , , , , , , , и 4 other автор(ы). CoRR, (2010)Impact of exponential long range and Gaussian short range lateral connectivity on the distributed simulation of neural networks including up to 30 billion synapses., , , , , , , , , и . CoRR, (2015)NaNet: a flexible and configurable low-latency NIC for real-time trigger systems based on GPUs., , , , , , , , , и 3 other автор(ы). CoRR, (2013)Virtual-to-Physical address translation for an FPGA-based interconnect with host and GPU remote DMA capabilities., , , , , , , , , и . FPT, стр. 58-65. IEEE, (2013)A Multi-FPGA High Performance Computing System for 3D FFT-based Numerical Simulations.. CoRR, (2022)