( en | de | ru )

 

Disambiguation of "Safarpour, Sean"

Author of the publication

copydeleteadd this publication to your clipboard
The day Sherlock Holmes decided to do EDA.

, and . DAC, page 631-634. ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Donoghue Sean

Sean Eikenberg

Sean Reed

Sean Wilson

Sean Schulze

 

Other publications of authors with the same name

Managing verification error traces with bounded model debugging., , and . ASP-DAC, page 601-606. IEEE, (2010)Improved Design Debugging Using Maximum Satisfiability., , , , and . FMCAD, page 13-19. IEEE Computer Society, (2007)Abstraction and Refinement Techniques in Automated Design Debugging., and . MTV, page 88-93. IEEE Computer Society, (2006)An Automated Framework for Correction and Debug of PSL Assertions., , and . MTV, page 9-12. IEEE Computer Society, (2010)Automated debugging with high level abstraction and refinement., and . HLDVT, page 26-31. IEEE Computer Society, (2009)Toward Automated ECOs in FPGAs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (1): 18-30 (2011)Diagnosing multiple transition faults in the absence of timing information., , , and . ACM Great Lakes Symposium on VLSI, page 193-196. ACM, (2005)A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test., , , , and . ICCAD, page 240-245. IEEE Computer Society, (2007)Bounded Model Debugging., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (11): 1790-1803 (2010)Maximum circuit activity estimation using pseudo-boolean satisfiability., , , , and . DATE, page 1538-1543. EDA Consortium, San Jose, CA, USA, (2007)