Author of the publication

A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications.

, , , and . IEEE J. Solid State Circuits, 34 (7): 927-936 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A programmable analog cellular neural network CMOS chip for high speed image processing., and . IEEE J. Solid State Circuits, 30 (3): 235-243 (March 1995)High-Speed Optical Receivers With Integrated Photodiode in 130 nm CMOS., and . IEEE J. Solid State Circuits, 44 (10): 2856-2867 (2009)A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications., , , and . IEEE J. Solid State Circuits, 34 (7): 927-936 (1999)A 15-b resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technology., , , and . IEEE J. Solid State Circuits, 33 (7): 1065-1075 (1998)A 1-Gb/s, 0.7-μm CM+ OS optical receiver with full rail-to-rail output swing., and . IEEE J. Solid State Circuits, 34 (7): 971-977 (1999)A 14-bit intrinsic accuracy Q2 random walk CMOS DAC., , , , and . IEEE J. Solid State Circuits, 34 (12): 1708-1718 (1999)A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800., and . IEEE J. Solid State Circuits, 37 (7): 835-844 (2002)Design of Soft-Charging Switched-Capacitor DC-DC Converters Using Stage Outphasing and Multiphase Soft-Charging., and . IEEE J. Solid State Circuits, 52 (12): 3132-3141 (2017)A CMOS rectifier-integrator for amplitude detection in hard disk servo loops., , , , and . IEEE J. Solid State Circuits, 30 (7): 743-751 (July 1995)A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range., , , , and . IEEE J. Solid State Circuits, 33 (12): 1887-1897 (1998)